High Performance VLSI Design Using Body Biasing in Domino Logic Circuits

Suman Nehra¹, K.G.Sharma², Tripti Sharma³ and Prof.B.P.Singh⁴

¹Dept. of Electronics and Communication Engg., FET-MITS Lakshmangarh, Rajasthan (INDIA)
²Suresh Gyan Vihar University, Jagatpura, Jaipur, Rajasthan (India)
E-mail: ¹nehra.sumanvlsi@gmail.com, ²sharma.kg@gmail.com, ³tripsha@gmail.com, ⁴bpsingh@ieee.org

Abstract— Dynamic domino logic circuits are widely used in modern digital VLSI circuits. These dynamic circuits are often favored in high performance designs because of the speed advantage offered over static CMOS logic circuits. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power Consumption. Dynamic CMOS circuits, featuring a high speed operation are used in high performance VLSI designs. In this work, domino AND gate is designed with various body biasing and high performance circuit was specified. The proposed design is tested in 65nm and 45nm to prove its technology independence.

Index Terms - CMOS, Conventional body bias, Domino logic, Dynamic power, Substrate Biasing.

I. INTRODUCTION

Domino logic circuit techniques are extensively applied in high performance microprocessors due to the superior speed and area characteristics of domino CMOS circuits as compared to static CMOS circuits [1]. The power consumed in high performance microprocessors has increased to levels that impose a fundamental limitation to increasing performance and functionality [2]-[3]. If the current trend in increasing power continues, high performance microprocessors will soon consume thousands of watts. The power density of a high performance microprocessor will exceed the power density levels encountered in typical rocket nozzles within the next decade [4]. Domino logic circuits, however, are highly sensitive to noise as compared to static gates. As on-chip noise becomes more severe with technology scaling and increasing operating frequencies, error free operation of domino logic circuits has become a major challenge.

Threshold voltages are scaled to reduce the degradation in speed caused by supply voltage scaling while maintaining the dynamic power consumption within acceptable levels [1] – [4]. At reduced threshold voltages, however, sub threshold leakage currents increase exponentially. Energy efficient circuit techniques aimed at lowering leakage currents are, therefore, highly desirable. Domino logic circuit techniques are extensively applied in high performance microprocessors due to the superior speed and area characteristics of domino CMOS circuits as compared to static CMOS circuits. However, deep sub micrometer (DSM) domino logic circuits utilizing low power supply and threshold voltages have decreased noise margins. As on-chip noise becomes more severe with technology scaling and increasing operating frequencies, error free operation of domino logic circuits has become a major challenge.

Over the past decade, considerable research is devoted to the development of energy-efficient VLSI circuit and systems for portable systems [9] – [11]. To achieve portability, the system must have a miniaturized power supply. A portable system must be designed for low power consumption. An effective way to reduce power consumption is supply voltage scaling. However, threshold voltage cannot be scaled down with the same rate. Thus for low power applications, sub-threshold operation is a better option. Low power systems are slower ones, because of trade-off between power and speed. Thus the repeater circuit operating in sub-threshold region at medium frequencies is a better option. The sub threshold logic operates with the power supply Vdd less than the threshold voltage Vth of the transistor.

In this paper domino AND gates with different substrate biasing techniques and Conventional Body Bias inverter are designed and their performances are compared. Power consumption, delay are used as parameters at different frequencies, supply voltages and temperatures in sub threshold region. The designs are tested and compared at 65 nm and 45 nm technologies to prove the technology independence of the proposed design The rest of the paper is organized as follows: In Section II various Circuit techniques in domino logic circuits for power reduction and delay reduction are proposed. In Section III simulation and implementation
results are presented. Finally, conclusions are presented in Section V.

II. CIRCUIT TECHNIQUES

Dynamic domino logic circuits are widely used in modern VLSI circuits. These dynamic circuits are often favored in high performance designs because of the speed advantage offered over static CMOS logic. The main drawbacks of dynamic logic are a lack of design automation, a decreased tolerance to noise and increased power consumption. This work discusses several domino circuits design techniques to reduce the power consumption of domino logic while simultaneously improving noise immunity. Domino logic gates are frequently employed in high performance circuits for high speed and area efficiency. As supply voltage is reduced, delay increases, unless threshold voltage \( V_T \) is also decreased. Substrate biasing provides an effective circuit-level technique for varying threshold voltage, as can be seen in (1) below.

\[
V_T = V_{TO} + \gamma \left( \sqrt{|V_{SB} - 2\Phi_F|} - \sqrt{2\Phi_F} \right)
\]

Here \( V_{TO} \) is the zero-bias threshold voltage, \( \gamma \) the body-effect coefficient, \( V_{SB} \) the source-to-bulk voltage, \( \Phi_F \) the quasi-Fermi potential.

For different biasing schemes, the output inverter is zero body biased figure 1.

![Fig. 1 conventional body-biasing inverter](image1)

Different biasing schemes are shown below:-

In order to enhance the performance of the circuit, various body biasing techniques are used.

The substrate of the MOS transistors is connected in six different ways. Six body biasing schemes for the evaluation networks are shown in figure 2.

1. The substrate of NMOS is connected to clock and the substrate of PMOS is connected to supply voltage \( V_{DD} \) (SB1).
2. The substrate of NMOS and PMOS is connected to clock (SB2).
3. The substrate of NMOS is connected to supply voltage \( V_{DD} \) and the substrate of PMOS is connected to clock (SB3).
4. The substrate of NMOS is connected to supply voltage \( V_{DD} \) and the substrate of PMOS is connected to Ground (SB4).
5. The substrate of NMOS and PMOS both connected to supply voltage \( V_{DD} \) (SB5).
6. The substrate of NMOS is connected to its source terminal and the substrate of PMOS is connected to clock (SB6).

![Fig. 2](image2)

Minimum energy in sub threshold region then depends not only on supply voltage but also on the sub threshold bias voltage.
III. SIMULATION AND IMPLEMENTATION RESULTS

The designs are simulated using 45nm and 65nm technology. Designs are tested in different biasing conditions where different voltages, operating frequencies, and temperatures are taken.

Supply voltage, frequency and temperature are taken as parameters. The standard temperature value of 25°C, input signal frequency of 500 kHz, and supply voltage of 0.22 V in 45 nm and 0.36 V in 65 nm are used. Power consumption, delay are measured keeping one parameter variable with two other parameters constant, e.g., power consumption is calculated at various

Fig. 3 Power Consumption at different voltages in 45 nm technology

Fig. 4 Power-Delay Product at various voltages in 45 nm technology

Fig. 5 Power Consumption at different frequencies in 45 nm technology

Fig. 6 Power-Delay Product Vs frequency in 45 nm technology

Fig. 7 Power Consumption Vs temperature at 45 nm technology
Fig. 8 Delay at various temperatures in 45 nm technology

Fig. 9 Power-Delay Product Vs temperature at 45 nm technology

Fig. 10 Power Consumption Vs voltage at 65 nm technology

Proposed SB6 biasing, in which the substrate of NMOS is connected to its source terminal and the substrate of PMOS is connected to clock condition, shows minimum power consumption, delay and Power delay product. At different frequencies with supply voltage of 0.22V and temperature of 25°C, SB6 biasing condition again shows minimum value of power consumption, and PDP (fig. 5 – 6). At 45 nm technology for different temperatures with input signal frequency of 500 kHz and voltage of 0.22V (fig. 7 – 9), SB6 consumes less power, introduces less delay and thus less power delay product.
Similar results are obtained in 65 nm technology confirming that the SB6 biasing is the best biasing for domino AND gate design. The power consumption by the gate is least at various supply voltages, when the SB6 biasing is used (fig. 10). The SB1 biased gate shows sudden decrease in delay at supply voltage of 0.34 V but at rest of the supply voltage it is showing the higher delay (fig. 11). SB5 biasing is showing least delay but overall power delay product is less in the proposed SB6 biasing (fig. 12). Though the power consumption with various biasing at various frequencies is almost equal (between 10 – 100 kHz) but as the frequency increases the power consumption by the gate with SB6 biasing is less than the other biasing schemes.

IV. CONCLUSION
Domino logic circuit techniques are extensively applied in high-performance microprocessors due to the superior speed and area characteristics of domino CMOS circuits as compared to static CMOS circuits. Techniques for domino circuits operating in the sub threshold region have been presented. Comparison of body bias methods using delay, power and PDP indicates that separately biasing the pre-charge and evaluation tree transistor bodies permits high-speed and energy-efficient ultra-low voltage domino circuits to be realized. Minimum energy in the sub threshold region then depends not only on supply voltage but also on the substrate bias voltage.

Simulation analysis reveals that the AND gate design using proposed SB6 biasing scheme is an energy efficient design.

REFERENCES


